What is metastability? Could you explain setup/hold time violation? How to solve them? A pattern detection in FSM and told him how the state changes.
Digital Design Engineer Interview Questions
823 digital design engineer interview questions shared by candidates
Setup time and hold time
Difference between depletion and enhancement type mosfet?
How to get out of FSM stuck in the same state?
Have you worked in Canva before? Where do you stay up-to-date on the latest design trends?
How to synchronize with a FIFO.
How to divide a clock by 3 without using PLL?
what is setup and hold time?
What was your concept and process behind this project?
The interviewer asked me some basics questions like frequency divide by 3, D-FF, transform DFT.
Viewing 771 - 780 interview questions